Modeling and scheduling heterogeneous multi core architectures door