Introduction to Logic Synthesis Using Verilog Hdl door