Formal Semantics And Proof Techniques For Optimizing Vhdl Models door