Hierarchical Modelling For Very Large Scale Integration Circuit Testing door John P. Hayes & Debashis Bhattacharya