Modeling TL task structures and interrupts in VHDL door M.V. Boersma