Design-for-delay-testability techniques for high-speed digital circuits door H.J. Vermaak